Regviz

Espressif Systems /ESP32-S3 /LCD_CAM /LC_DMA_INT_ENA

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as LC_DMA_INT_ENA

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Espressif Systems/ESP32-S3/LCD_CAM/LC_DMA_INT_ENA#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (LCD_VSYNC_INT_ENA)LCD_VSYNC_INT_ENA 0 (LCD_TRANS_DONE_INT_ENA)LCD_TRANS_DONE_INT_ENA 0 (CAM_VSYNC_INT_ENA)CAM_VSYNC_INT_ENA 0 (CAM_HS_INT_ENA)CAM_HS_INT_ENA

Description

LCD_camera DMA inturrupt enable register

Fields

LCD_VSYNC_INT_ENA

The enable bit for LCD frame end interrupt.
LCD_TRANS_DONE_INT_ENA

The enable bit for lcd transfer end interrupt.
CAM_VSYNC_INT_ENA

The enable bit for Camera frame end interrupt.
CAM_HS_INT_ENA

The enable bit for Camera line interrupt.

Links

()

Register License

Copyright 2024 Espressif Systems (Shanghai) PTE LTD

Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License. You may obtain a copy of the License at

http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data